OPT-VCG: A Novel Proposal for 3D SoC Test Optimization
نویسندگان
چکیده
منابع مشابه
A Technique for Optimization of SOC Test Data Transportation
We propose a Tabu search based technique for timeconstrained SOC (System-on-Chip) test data transportation. The technique makes use of the existing bus structure, where the advantage is, compared to adding dedicated test buses, that no additional routing is needed. In order to speed up the testing and to fulfill the time constraint, we introduce a buffer at each core, which in combination with ...
متن کاملTest Resource Partitioning and Optimization for SOC Designs
We propose a test resource partitioning and optimization technique for core-based designs. Our technique includes test set selection and test resource floor-planning with the aim of minimizing the total test application time and the routing of the added TAM (test access mechanism) wires. A feature of our approach is that it pinpoints bottlenecks that are likely to limit the test solution, which...
متن کاملNovel Test Methodologies for SoC/IP Design Implementation and Comparison
This paper addresses testing issues associated with System-on-Chip (SoC) designs. A network-processing engine SoC was constructed using reusable Intellectual Property (IP) and a test harness based on the emerging IEEE P1500 standard. Three different test access mechanisms (TAMs) are compared on this platform – a serial threading approach analogous to the IEEE1149.1 standard, a test-rail approac...
متن کاملNovel Hierarchical Test Architecture for SOC Test Methodology Using IEEE Test Standards
SOC test methodology in ultra deep submicron (UDSM) technology with reasonable test time and cost has begun to satisfy high quality and reliability of the product. A novel hierarchical test architecture using IEEE standard 1149.1, 1149.7 and 1500 compliant facilities is proposed for the purpose of supporting flexible test environment to ensure SOC test methodology. Each embedded core in a syste...
متن کاملTest-Architecture Optimization for 3D Stacked ICs
TSV-based 3D-SICs significantly impact core-based systemon-chip (SOC) design. Testing of core-based dies in 3D-SICs introduces new challenges [1], [2]. In order to test the dies in a stack, the embedded cores, and the TSVs, a test access mechanism (TAM) must be included on the die to transport test data to the cores, and a 3D TAM is needed to transfer test data to the die from the stack input/o...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Multimedia and Ubiquitous Engineering
سال: 2015
ISSN: 1975-0080
DOI: 10.14257/ijmue.2015.10.2.28